- The "reset circuit" of claim 82 includes the ERASE DECODE AND MUX circuit 1119 of Figure 12, which applies an erase voltage V_{EG} to the erase gates of cells within individual blocks. The margining feature of the reading circuit of claim 86 is illustrated by the value of V_{CG} in line 1083 of Figure 12 being set to a different value during program verify than during read, as described in the material added by the Preliminary Amendment filed with this application, first full paragraph of page 26 of the Preliminary Amendment and the tables of Figures 26 and 27. The registers of claim 94 are illustrated by registers 221, 223, et al. Of Figure 3A.
- 2) The Abstract of the Disclosure is being amended to add reference to another feature of the claims not previously included. Although not requested in the Office Action, the application title is also being amended to better identify the claimed subject matter.
- 3) The matter added by hand to page 5, lines 11-12, of the copy of the parent application that was filed as this continuation application should be ignored, as it was not initialed nor intended to be part of the application.
- 4) The limitation added by dependent claim 73 is supported by the specification description (pages 8-14 and Figures 2-4) of erasing two or more blocks of cells together; that is, changing the threshold levels of cells within two or more blocks to an erased state. The typographical error of claim 83 is being corrected. The objection to claims 82, 86 and 94 is discussed in paragraph 1) above.

In addition, dependent claim 74 is being canceled since it was noticed that some antecedent basis for its limitations has earlier been amended out of its parent claims by preliminary amendment. Amendments are also being made to claim 98 to correct references to antecedents.

A Terminal Disclaimer is being filed herewith to overcome the rejection of most of the present application claims on Double Patenting grounds, over commonly owed patent no. 5,172,338.

New claims 100-103 being added by this Amendment are patterned after claims 63-65 but are expressed in different terms. An example of the "binary element" of these new claims is the latch 1721 of Figure 24. Setting of this latch terminates any further alteration of the charge of its associated cell that might result from further application of the appropriate voltage conditions to others of the plurality of cells being programmed in parallel.

Since there is a concern whether each of the three Preliminary Amendments and two Information Disclosure Statements filed prior to the Office Action have been considered, an "Inquiry Re: Papers Filed and Request That Two Previously Filed IDSs Be Considered" is being filed herewith as a separate paper.



An early allowance of the present application is solicited. However, if the Examiner has any further questions or concerns about this application, he is invited to telephone the undersigned attorney in order to be able to expeditiously handle them.

Dated: May 21, 1998

Respectfully submitted,

Gerald P. Parsons, Reg. No. 24,486

MAJESTIC, PARSONS, SIEBERT & HSUE PC

Four Embarcadero Center, Suite 1100

San Francisco, CA 94111-4106

Telephone: (415) 248-5500 Facsimile: (415) 362-5418

Atty. Docket: HARI.006USE